Searched refs:UVD_LMI_VCPU_NC1_64BIT_BAR_HIGH__BITS_63_32__SHIFT (Results 1 - 3 of 3) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h670 #define UVD_LMI_VCPU_NC1_64BIT_BAR_HIGH__BITS_63_32__SHIFT 0x0 macro
H A Dvcn_2_0_0_sh_mask.h3687 #define UVD_LMI_VCPU_NC1_64BIT_BAR_HIGH__BITS_63_32__SHIFT 0x0 macro
H A Dvcn_2_5_sh_mask.h3070 #define UVD_LMI_VCPU_NC1_64BIT_BAR_HIGH__BITS_63_32__SHIFT 0x0 macro

Completed in 576 milliseconds