Searched refs:UVD_CGC_UDEC_STATUS__CM_SCLK_MASK (Results 1 - 6 of 6) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
H A Duvd_4_0_sh_mask.h212 #define UVD_CGC_UDEC_STATUS__CM_SCLK_MASK 0x00000008L macro
H A Duvd_6_0_sh_mask.h301 #define UVD_CGC_UDEC_STATUS__CM_SCLK_MASK 0x8 macro
H A Duvd_5_0_sh_mask.h299 #define UVD_CGC_UDEC_STATUS__CM_SCLK_MASK 0x8 macro
H A Duvd_4_2_sh_mask.h275 #define UVD_CGC_UDEC_STATUS__CM_SCLK_MASK 0x8 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_0_0_sh_mask.h1998 #define UVD_CGC_UDEC_STATUS__CM_SCLK_MASK 0x00000008L macro
H A Dvcn_2_5_sh_mask.h2046 #define UVD_CGC_UDEC_STATUS__CM_SCLK_MASK 0x00000008L macro

Completed in 340 milliseconds