Searched refs:UVD_CGC_CTRL__WCB_MODE_MASK (Results 1 - 14 of 14) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_vcn_v1_0.c516 | UVD_CGC_CTRL__WCB_MODE_MASK
617 | UVD_CGC_CTRL__WCB_MODE_MASK
675 UVD_CGC_CTRL__WCB_MODE_MASK |
H A Damdgpu_vcn_v2_0.c509 | UVD_CGC_CTRL__WCB_MODE_MASK
585 UVD_CGC_CTRL__WCB_MODE_MASK |
644 | UVD_CGC_CTRL__WCB_MODE_MASK
H A Damdgpu_vcn_v2_5.c599 | UVD_CGC_CTRL__WCB_MODE_MASK
676 UVD_CGC_CTRL__WCB_MODE_MASK |
738 | UVD_CGC_CTRL__WCB_MODE_MASK
H A Damdgpu_uvd_v5_0.c686 UVD_CGC_CTRL__WCB_MODE_MASK |
H A Damdgpu_uvd_v6_0.c1341 UVD_CGC_CTRL__WCB_MODE_MASK |
H A Damdgpu_uvd_v7_0.c1626 UVD_CGC_CTRL__WCB_MODE_MASK |
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
H A Duvd_4_0_sh_mask.h78 #define UVD_CGC_CTRL__WCB_MODE_MASK 0x10000000L macro
H A Duvd_6_0_sh_mask.h287 #define UVD_CGC_CTRL__WCB_MODE_MASK 0x10000000 macro
H A Duvd_7_0_sh_mask.h463 #define UVD_CGC_CTRL__WCB_MODE_MASK 0x10000000L macro
H A Duvd_5_0_sh_mask.h285 #define UVD_CGC_CTRL__WCB_MODE_MASK 0x10000000 macro
H A Duvd_4_2_sh_mask.h263 #define UVD_CGC_CTRL__WCB_MODE_MASK 0x10000000 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h956 #define UVD_CGC_CTRL__WCB_MODE_MASK 0x10000000L macro
H A Dvcn_2_0_0_sh_mask.h1975 #define UVD_CGC_CTRL__WCB_MODE_MASK 0x10000000L macro
H A Dvcn_2_5_sh_mask.h2024 #define UVD_CGC_CTRL__WCB_MODE_MASK 0x10000000L macro

Completed in 201 milliseconds