Searched refs:TDC_VRM_LIMIT__IDDC__SHIFT (Results 1 - 5 of 5) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_1_sh_mask.h2778 #define TDC_VRM_LIMIT__IDDC__SHIFT 0x10 macro
H A Dsmu_7_1_3_sh_mask.h936 #define TDC_VRM_LIMIT__IDDC__SHIFT 0x10 macro
H A Dsmu_7_1_2_sh_mask.h908 #define TDC_VRM_LIMIT__IDDC__SHIFT 0x10 macro
H A Dsmu_7_1_0_sh_mask.h2618 #define TDC_VRM_LIMIT__IDDC__SHIFT 0x10 macro
H A Dsmu_7_0_1_sh_mask.h2622 #define TDC_VRM_LIMIT__IDDC__SHIFT 0x10 macro

Completed in 432 milliseconds