Searched refs:SMU_MAIN_PLL_OP_FREQ__PLL_OP_FREQ__SHIFT (Results 1 - 6 of 6) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_sh_mask.h630 #define SMU_MAIN_PLL_OP_FREQ__PLL_OP_FREQ__SHIFT 0x0 macro
H A Dsmu_7_1_1_sh_mask.h856 #define SMU_MAIN_PLL_OP_FREQ__PLL_OP_FREQ__SHIFT 0x0 macro
H A Dsmu_7_1_3_sh_mask.h890 #define SMU_MAIN_PLL_OP_FREQ__PLL_OP_FREQ__SHIFT 0x0 macro
H A Dsmu_7_1_2_sh_mask.h862 #define SMU_MAIN_PLL_OP_FREQ__PLL_OP_FREQ__SHIFT 0x0 macro
H A Dsmu_7_1_0_sh_mask.h794 #define SMU_MAIN_PLL_OP_FREQ__PLL_OP_FREQ__SHIFT 0x0 macro
H A Dsmu_7_0_1_sh_mask.h796 #define SMU_MAIN_PLL_OP_FREQ__PLL_OP_FREQ__SHIFT 0x0 macro

Completed in 434 milliseconds