Searched refs:SMC_RESP_10__SMC_RESP__SHIFT (Results 1 - 6 of 6) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_sh_mask.h420 #define SMC_RESP_10__SMC_RESP__SHIFT 0x0 macro
H A Dsmu_7_1_1_sh_mask.h434 #define SMC_RESP_10__SMC_RESP__SHIFT 0x0 macro
H A Dsmu_7_1_3_sh_mask.h462 #define SMC_RESP_10__SMC_RESP__SHIFT 0x0 macro
H A Dsmu_7_1_2_sh_mask.h434 #define SMC_RESP_10__SMC_RESP__SHIFT 0x0 macro
H A Dsmu_7_1_0_sh_mask.h416 #define SMC_RESP_10__SMC_RESP__SHIFT 0x0 macro
H A Dsmu_7_0_1_sh_mask.h418 #define SMC_RESP_10__SMC_RESP__SHIFT 0x0 macro

Completed in 447 milliseconds