Searched refs:SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3__SHIFT (Results 1 - 7 of 7) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_6_0_sh_mask.h255 #define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3__SHIFT 0x00000018 macro
H A Dsmu_7_0_0_sh_mask.h352 #define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3__SHIFT 0x3 macro
H A Dsmu_7_1_1_sh_mask.h350 #define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3__SHIFT 0x3 macro
H A Dsmu_7_1_3_sh_mask.h378 #define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3__SHIFT 0x3 macro
H A Dsmu_7_1_2_sh_mask.h350 #define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3__SHIFT 0x3 macro
H A Dsmu_7_1_0_sh_mask.h348 #define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3__SHIFT 0x3 macro
H A Dsmu_7_0_1_sh_mask.h350 #define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3__SHIFT 0x3 macro

Completed in 479 milliseconds