Searched refs:SCLK_DEEP_SLEEP_CNTL2__IH_SEM_BUSY_MASK__SHIFT (Results 1 - 7 of 7) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_8_0_sh_mask.h2564 #define SCLK_DEEP_SLEEP_CNTL2__IH_SEM_BUSY_MASK__SHIFT 0x3 macro
H A Dsmu_7_0_0_sh_mask.h3620 #define SCLK_DEEP_SLEEP_CNTL2__IH_SEM_BUSY_MASK__SHIFT 0x3 macro
H A Dsmu_7_1_1_sh_mask.h4238 #define SCLK_DEEP_SLEEP_CNTL2__IH_SEM_BUSY_MASK__SHIFT 0x3 macro
H A Dsmu_7_1_3_sh_mask.h5264 #define SCLK_DEEP_SLEEP_CNTL2__IH_SEM_BUSY_MASK__SHIFT 0x3 macro
H A Dsmu_7_1_2_sh_mask.h5360 #define SCLK_DEEP_SLEEP_CNTL2__IH_SEM_BUSY_MASK__SHIFT 0x3 macro
H A Dsmu_7_1_0_sh_mask.h5250 #define SCLK_DEEP_SLEEP_CNTL2__IH_SEM_BUSY_MASK__SHIFT 0x3 macro
H A Dsmu_7_0_1_sh_mask.h5060 #define SCLK_DEEP_SLEEP_CNTL2__IH_SEM_BUSY_MASK__SHIFT 0x3 macro

Completed in 507 milliseconds