Searched refs:PWR_DISP_TIMER_CONTROL2__DISP_TIMER_PULSE_WIDTH_MASK (Results 1 - 3 of 3) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_1_sh_mask.h4609 #define PWR_DISP_TIMER_CONTROL2__DISP_TIMER_PULSE_WIDTH_MASK 0x3ff macro
H A Dsmu_7_1_3_sh_mask.h5691 #define PWR_DISP_TIMER_CONTROL2__DISP_TIMER_PULSE_WIDTH_MASK 0x3ff macro
H A Dsmu_7_1_2_sh_mask.h5581 #define PWR_DISP_TIMER_CONTROL2__DISP_TIMER_PULSE_WIDTH_MASK 0x3ff macro

Completed in 297 milliseconds