Searched refs:PWR_DISP_TIMER_0_CONTROL__DISP_TIMER_INT_COUNT__SHIFT (Results 1 - 1 of 1) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_1_sh_mask.h4386 #define PWR_DISP_TIMER_0_CONTROL__DISP_TIMER_INT_COUNT__SHIFT 0x0 macro

Completed in 113 milliseconds