Searched refs:NBIO_BASE (Results 1 - 10 of 10) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_navi10_reg_init.c43 adev->reg_offset[NBIO_HWIP][i] = (const uint32_t *)(&(NBIO_BASE.instance[i]));
H A Damdgpu_vega20_reg_init.c43 adev->reg_offset[NBIO_HWIP][i] = (uint32_t *)(&(NBIO_BASE.instance[i]));
54 adev->reg_offset[NBIF_HWIP][i] = (uint32_t *)(&(NBIO_BASE.instance[i]));
H A Damdgpu_vega10_reg_init.c43 adev->reg_offset[NBIO_HWIP][i] = (uint32_t *)(&(NBIO_BASE.instance[i]));
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce120/
H A Damdgpu_dce120_resource.c135 #define NBIO_BASE(seg) \ macro
493 .BIOS_SCRATCH_3 = mmBIOS_SCRATCH_3 + NBIO_BASE(mmBIOS_SCRATCH_3_BASE_IDX),
494 .BIOS_SCRATCH_6 = mmBIOS_SCRATCH_6 + NBIO_BASE(mmBIOS_SCRATCH_6_BASE_IDX)
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/
H A Dnavi10_ip_offset.h99 static const struct IP_BASE NBIO_BASE ={ { { { 0x00000000, 0x00000014, 0x00000D20, 0x00010400, 0, 0 } }, variable in typeref:struct:IP_BASE
H A Dvega20_ip_offset.h101 static const struct IP_BASE NBIO_BASE ={ { { { 0x00000000, 0x00000014, 0x00000D20, 0x00010400, 0, 0 } }, variable in typeref:struct:IP_BASE
H A Dvega10_ip_offset.h45 static const struct IP_BASE NBIO_BASE = { { { { 0x00000000, 0x00000014, 0x00000D20, 0x00010400, 0 } }, variable in typeref:struct:IP_BASE
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
H A Damdgpu_dcn10_resource.c193 #define NBIO_BASE(seg) \ macro
197 .reg_name = NBIO_BASE(mm ## reg_name ## _BASE_IDX) + \
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn21/
H A Damdgpu_dcn21_resource.c318 #define NBIO_BASE(seg) \ macro
322 .reg_name = NBIO_BASE(mm ## reg_name ## _BASE_IDX) + \
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/
H A Damdgpu_dcn20_resource.c407 #define NBIO_BASE(seg) \ macro
411 .reg_name = NBIO_BASE(mm ## reg_name ## _BASE_IDX) + \

Completed in 180 milliseconds