Searched refs:MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK (Results 1 - 11 of 11) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
H A Damdgpu_ci_baco.c120 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK, MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL__SHIFT, 0, 0x2 },
H A Damdgpu_fiji_baco.c103 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK, MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL__SHIFT, 0, 0x1 },
H A Damdgpu_polaris_baco.c106 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK, MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL__SHIFT, 0, 0x1 },
H A Damdgpu_tonga_baco.c111 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK, MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL__SHIFT, 0, 0x1 },
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_cik.c1763 data &= ~(MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK |
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_sh_mask.h271 #define MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK 0xff macro
H A Dsmu_7_1_1_sh_mask.h269 #define MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK 0xff macro
H A Dsmu_7_1_3_sh_mask.h297 #define MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK 0xff macro
H A Dsmu_7_1_2_sh_mask.h269 #define MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK 0xff macro
H A Dsmu_7_1_0_sh_mask.h267 #define MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK 0xff macro
H A Dsmu_7_0_1_sh_mask.h269 #define MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK 0xff macro

Completed in 515 milliseconds