Searched refs:MC_REGISTERS_TABLE_27__data_0_value_9__SHIFT (Results 1 - 4 of 4) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_1_sh_mask.h1356 #define MC_REGISTERS_TABLE_27__data_0_value_9__SHIFT 0x0 macro
H A Dsmu_7_1_2_sh_mask.h3562 #define MC_REGISTERS_TABLE_27__data_0_value_9__SHIFT 0x0 macro
H A Dsmu_7_1_0_sh_mask.h3334 #define MC_REGISTERS_TABLE_27__data_0_value_9__SHIFT 0x0 macro
H A Dsmu_7_0_1_sh_mask.h3338 #define MC_REGISTERS_TABLE_27__data_0_value_9__SHIFT 0x0 macro

Completed in 355 milliseconds