Searched refs:LCAC_MC0_CNTL__MC0_THRESHOLD_MASK (Results 1 - 8 of 8) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_6_0_sh_mask.h202 #define LCAC_MC0_CNTL__MC0_THRESHOLD_MASK 0x0001fffeL macro
H A Dsmu_8_0_sh_mask.h2807 #define LCAC_MC0_CNTL__MC0_THRESHOLD_MASK 0x1fffe macro
H A Dsmu_7_0_0_sh_mask.h3785 #define LCAC_MC0_CNTL__MC0_THRESHOLD_MASK 0x1fffe macro
H A Dsmu_7_1_1_sh_mask.h4627 #define LCAC_MC0_CNTL__MC0_THRESHOLD_MASK 0x1fffe macro
H A Dsmu_7_1_3_sh_mask.h5709 #define LCAC_MC0_CNTL__MC0_THRESHOLD_MASK 0x1fffe macro
H A Dsmu_7_1_2_sh_mask.h5599 #define LCAC_MC0_CNTL__MC0_THRESHOLD_MASK 0x1fffe macro
H A Dsmu_7_1_0_sh_mask.h5411 #define LCAC_MC0_CNTL__MC0_THRESHOLD_MASK 0x1fffe macro
H A Dsmu_7_0_1_sh_mask.h5221 #define LCAC_MC0_CNTL__MC0_THRESHOLD_MASK 0x1fffe macro

Completed in 544 milliseconds