Searched refs:GICC_EOIR (Results 1 - 2 of 2) sorted by relevance

/netbsd-current/sys/arch/arm/cortex/
H A Dgic_reg.h53 #define GICC_EOIR 0x0010 // End Of Interrupt Register (WO) macro
302 #define GICv1_ICCEOIR GICC_EOIR
H A Dgic.c396 gicc_write(sc, GICC_EOIR, iar);

Completed in 152 milliseconds