Searched refs:GCK_PLL_TEST_CNTL__TST_CLK_SEL_MODE__SHIFT (Results 1 - 6 of 6) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_sh_mask.h286 #define GCK_PLL_TEST_CNTL__TST_CLK_SEL_MODE__SHIFT 0x12 macro
H A Dsmu_7_1_1_sh_mask.h284 #define GCK_PLL_TEST_CNTL__TST_CLK_SEL_MODE__SHIFT 0x12 macro
H A Dsmu_7_1_3_sh_mask.h312 #define GCK_PLL_TEST_CNTL__TST_CLK_SEL_MODE__SHIFT 0x12 macro
H A Dsmu_7_1_2_sh_mask.h284 #define GCK_PLL_TEST_CNTL__TST_CLK_SEL_MODE__SHIFT 0x12 macro
H A Dsmu_7_1_0_sh_mask.h282 #define GCK_PLL_TEST_CNTL__TST_CLK_SEL_MODE__SHIFT 0x12 macro
H A Dsmu_7_0_1_sh_mask.h284 #define GCK_PLL_TEST_CNTL__TST_CLK_SEL_MODE__SHIFT 0x12 macro

Completed in 408 milliseconds