Searched refs:GCK_PLL_TEST_CNTL__REF_TEST_COUNT__SHIFT (Results 1 - 6 of 6) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_sh_mask.h282 #define GCK_PLL_TEST_CNTL__REF_TEST_COUNT__SHIFT 0xa macro
H A Dsmu_7_1_1_sh_mask.h280 #define GCK_PLL_TEST_CNTL__REF_TEST_COUNT__SHIFT 0xa macro
H A Dsmu_7_1_3_sh_mask.h308 #define GCK_PLL_TEST_CNTL__REF_TEST_COUNT__SHIFT 0xa macro
H A Dsmu_7_1_2_sh_mask.h280 #define GCK_PLL_TEST_CNTL__REF_TEST_COUNT__SHIFT 0xa macro
H A Dsmu_7_1_0_sh_mask.h278 #define GCK_PLL_TEST_CNTL__REF_TEST_COUNT__SHIFT 0xa macro
H A Dsmu_7_0_1_sh_mask.h280 #define GCK_PLL_TEST_CNTL__REF_TEST_COUNT__SHIFT 0xa macro

Completed in 414 milliseconds