Searched refs:ETH_SR_IDLE (Results 1 - 4 of 4) sorted by relevance

/netbsd-current/sys/arch/arm/at91/
H A Dat91emacreg.h118 #define ETH_SR_IDLE 0x0004U /* 1 = PHY logic is running */ macro
H A Dat91emac.c514 while (!(EMAC_READ(ETH_SR) & ETH_SR_IDLE))
533 while (!(EMAC_READ(ETH_SR) & ETH_SR_IDLE))
/netbsd-current/sys/dev/cadence/
H A Dcemacreg.h170 #define ETH_SR_IDLE 0x0004U /* 1 = PHY logic is running */ macro
H A Dif_cemac.c655 while (!(CEMAC_READ(ETH_SR) & ETH_SR_IDLE))
674 while (!(CEMAC_READ(ETH_SR) & ETH_SR_IDLE))

Completed in 87 milliseconds