Searched refs:ETH_RSR_BNA (Results 1 - 4 of 4) sorted by relevance
| /netbsd-current/sys/arch/arm/at91/ |
| H A D | at91emacreg.h | 141 #define ETH_RSR_BNA 0x01U /* 1 = buffer not available */ macro
|
| H A D | at91emac.c | 157 EMAC_WRITE(ETH_RSR, (u & (ETH_RSR_OVR | ETH_RSR_REC | ETH_RSR_BNA)));
239 EMAC_WRITE(ETH_RSR, ETH_RSR_BNA); // clear interrupt
242 EMAC_WRITE(ETH_RSR, ETH_RSR_BNA); // clear BNA bit
350 EMAC_WRITE(ETH_RSR, (u & (ETH_RSR_OVR | ETH_RSR_REC | ETH_RSR_BNA)));
746 EMAC_WRITE(ETH_RSR, (u & (ETH_RSR_OVR | ETH_RSR_REC | ETH_RSR_BNA)));
|
| /netbsd-current/sys/dev/cadence/ |
| H A D | cemacreg.h | 194 #define ETH_RSR_BNA 0x01U /* 1 = buffer not available */ macro
|
| H A D | if_cemac.c | 206 CEMAC_WRITE(ETH_RSR, (u & (ETH_RSR_OVR | ETH_RSR_REC | ETH_RSR_BNA)));
301 CEMAC_WRITE(ETH_RSR, ETH_RSR_BNA); // clear interrupt
304 CEMAC_WRITE(ETH_RSR, ETH_RSR_BNA); // clear BNA bit
436 CEMAC_WRITE(ETH_RSR, (u & (ETH_RSR_OVR | ETH_RSR_REC | ETH_RSR_BNA)));
955 CEMAC_WRITE(ETH_RSR, (u & (ETH_RSR_OVR | ETH_RSR_REC | ETH_RSR_BNA)));
|
Completed in 89 milliseconds