Searched refs:DPM_TABLE_101__GraphicsLevel_2_pcieDpmLevel__SHIFT (Results 1 - 1 of 1) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_1_sh_mask.h1804 #define DPM_TABLE_101__GraphicsLevel_2_pcieDpmLevel__SHIFT 0x18 macro

Completed in 212 milliseconds