null

Sort by

In Project(s)

Searched refs:DCN_1_0__SRCID__DC_D5_OTG_V_UPDATE (Results 1 - 1 of 1) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/ivsrcid/dcn/
H A D	irqsrcs_dcn_1_0.h	`570 #define DCN_1_0__SRCID__DC_D5_OTG_V_UPDATE 0x1C // D5 : OTG V_update OTG5_IHC_V_UPDATE_INTERRUPT DISP_INTERRUPT_STATUS_CONTINUE20 Level / Pulse macro`

Completed in 193 milliseconds