Searched refs:CRTC5_REGISTER_OFFSET (Results 1 - 5 of 5) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Dvid.h40 #define CRTC5_REGISTER_OFFSET (0x459c - 0x1b9c) macro
H A Dcikd.h46 #define CRTC5_REGISTER_OFFSET (0x4a7c - 0x1b7c) macro
H A Damdgpu_dce_v8_0.c66 CRTC5_REGISTER_OFFSET
85 CRTC5_REGISTER_OFFSET,
2891 reg_block = CRTC5_REGISTER_OFFSET;
2942 reg_block = CRTC5_REGISTER_OFFSET;
H A Damdgpu_dce_v10_0.c65 CRTC5_REGISTER_OFFSET,
2733 amdgpu_crtc->crtc_offset = CRTC5_REGISTER_OFFSET;
H A Damdgpu_dce_v11_0.c65 CRTC5_REGISTER_OFFSET,
2841 amdgpu_crtc->crtc_offset = CRTC5_REGISTER_OFFSET;

Completed in 126 milliseconds