Searched refs:CNB_PWRMGT_CNTL__SPARE__SHIFT (Results 1 - 7 of 7) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_8_0_sh_mask.h1958 #define CNB_PWRMGT_CNTL__SPARE__SHIFT 0x5 macro
H A Dsmu_7_0_0_sh_mask.h2982 #define CNB_PWRMGT_CNTL__SPARE__SHIFT 0x5 macro
H A Dsmu_7_1_1_sh_mask.h3632 #define CNB_PWRMGT_CNTL__SPARE__SHIFT 0x5 macro
H A Dsmu_7_1_3_sh_mask.h4658 #define CNB_PWRMGT_CNTL__SPARE__SHIFT 0x5 macro
H A Dsmu_7_1_2_sh_mask.h4754 #define CNB_PWRMGT_CNTL__SPARE__SHIFT 0x5 macro
H A Dsmu_7_1_0_sh_mask.h4612 #define CNB_PWRMGT_CNTL__SPARE__SHIFT 0x5 macro
H A Dsmu_7_0_1_sh_mask.h4422 #define CNB_PWRMGT_CNTL__SPARE__SHIFT 0x5 macro

Completed in 494 milliseconds