Searched refs:CG_THERMAL_INT_ENA__THERM_INTL_SET_MASK (Results 1 - 6 of 6) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_sh_mask.h2903 #define CG_THERMAL_INT_ENA__THERM_INTL_SET_MASK 0x2 macro
H A Dsmu_7_1_1_sh_mask.h3239 #define CG_THERMAL_INT_ENA__THERM_INTL_SET_MASK 0x2 macro
H A Dsmu_7_1_3_sh_mask.h3823 #define CG_THERMAL_INT_ENA__THERM_INTL_SET_MASK 0x2 macro
H A Dsmu_7_1_2_sh_mask.h4155 #define CG_THERMAL_INT_ENA__THERM_INTL_SET_MASK 0x2 macro
H A Dsmu_7_1_0_sh_mask.h4023 #define CG_THERMAL_INT_ENA__THERM_INTL_SET_MASK 0x2 macro
H A Dsmu_7_0_1_sh_mask.h4035 #define CG_THERMAL_INT_ENA__THERM_INTL_SET_MASK 0x2 macro

Completed in 447 milliseconds