Searched refs:CG_SPLL_FUNC_CNTL__SPLL_REF_DIV__SHIFT (Results 1 - 7 of 7) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_6_0_sh_mask.h31 #define CG_SPLL_FUNC_CNTL__SPLL_REF_DIV__SHIFT 0x00000004 macro
H A Dsmu_7_0_0_sh_mask.h114 #define CG_SPLL_FUNC_CNTL__SPLL_REF_DIV__SHIFT 0x5 macro
H A Dsmu_7_1_1_sh_mask.h114 #define CG_SPLL_FUNC_CNTL__SPLL_REF_DIV__SHIFT 0x5 macro
H A Dsmu_7_1_3_sh_mask.h138 #define CG_SPLL_FUNC_CNTL__SPLL_REF_DIV__SHIFT 0x5 macro
H A Dsmu_7_1_2_sh_mask.h114 #define CG_SPLL_FUNC_CNTL__SPLL_REF_DIV__SHIFT 0x5 macro
H A Dsmu_7_1_0_sh_mask.h114 #define CG_SPLL_FUNC_CNTL__SPLL_REF_DIV__SHIFT 0x5 macro
H A Dsmu_7_0_1_sh_mask.h114 #define CG_SPLL_FUNC_CNTL__SPLL_REF_DIV__SHIFT 0x5 macro

Completed in 460 milliseconds