Searched refs:CG_SPLL_FUNC_CNTL__SPLL_PWRON_MASK (Results 1 - 9 of 9) sorted by relevance
| /netbsd-current/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/ |
| H A D | amdgpu_ci_baco.c | 101 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_SPLL_FUNC_CNTL__SPLL_PWRON_MASK, CG_SPLL_FUNC_CNTL__SPLL_PWRON__SHIFT, 0, 0x0 },
|
| H A D | amdgpu_fiji_baco.c | 90 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_SPLL_FUNC_CNTL__SPLL_PWRON_MASK, CG_SPLL_FUNC_CNTL__SPLL_PWRON__SHIFT, 0, 0x0 },
|
| H A D | amdgpu_tonga_baco.c | 92 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_SPLL_FUNC_CNTL__SPLL_PWRON_MASK, CG_SPLL_FUNC_CNTL__SPLL_PWRON__SHIFT, 0, 0x0 },
|
| /netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/ |
| H A D | smu_7_0_0_sh_mask.h | 105 #define CG_SPLL_FUNC_CNTL__SPLL_PWRON_MASK 0x2 macro
|
| H A D | smu_7_1_1_sh_mask.h | 105 #define CG_SPLL_FUNC_CNTL__SPLL_PWRON_MASK 0x2 macro
|
| H A D | smu_7_1_3_sh_mask.h | 129 #define CG_SPLL_FUNC_CNTL__SPLL_PWRON_MASK 0x2 macro
|
| H A D | smu_7_1_2_sh_mask.h | 105 #define CG_SPLL_FUNC_CNTL__SPLL_PWRON_MASK 0x2 macro
|
| H A D | smu_7_1_0_sh_mask.h | 105 #define CG_SPLL_FUNC_CNTL__SPLL_PWRON_MASK 0x2 macro
|
| H A D | smu_7_0_1_sh_mask.h | 105 #define CG_SPLL_FUNC_CNTL__SPLL_PWRON_MASK 0x2 macro
|
Completed in 436 milliseconds