Searched refs:CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN_MASK (Results 1 - 10 of 10) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
H A Damdgpu_polaris_baco.c67 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN_MASK, CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN__SHIFT, 0, 0x1 },
159 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN_MASK, CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN__SHIFT, 0, 0x1 },
H A Damdgpu_ci_baco.c70 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN_MASK, CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN__SHIFT, 0, 0x1 },
H A Damdgpu_fiji_baco.c68 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN_MASK, CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN__SHIFT, 0, 0x1 },
H A Damdgpu_tonga_baco.c68 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN_MASK, CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN__SHIFT, 0, 0x1 },
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_sh_mask.h109 #define CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN_MASK 0x8 macro
H A Dsmu_7_1_1_sh_mask.h109 #define CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN_MASK 0x8 macro
H A Dsmu_7_1_3_sh_mask.h133 #define CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN_MASK 0x8 macro
H A Dsmu_7_1_2_sh_mask.h109 #define CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN_MASK 0x8 macro
H A Dsmu_7_1_0_sh_mask.h109 #define CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN_MASK 0x8 macro
H A Dsmu_7_0_1_sh_mask.h109 #define CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN_MASK 0x8 macro

Completed in 450 milliseconds