Searched refs:CG_SPLL_FUNC_CNTL_2__SCLK_MUX_SEL_MASK (Results 1 - 6 of 6) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_sh_mask.h129 #define CG_SPLL_FUNC_CNTL_2__SCLK_MUX_SEL_MASK 0x1ff macro
H A Dsmu_7_1_1_sh_mask.h125 #define CG_SPLL_FUNC_CNTL_2__SCLK_MUX_SEL_MASK 0x1ff macro
H A Dsmu_7_1_3_sh_mask.h149 #define CG_SPLL_FUNC_CNTL_2__SCLK_MUX_SEL_MASK 0x1ff macro
H A Dsmu_7_1_2_sh_mask.h125 #define CG_SPLL_FUNC_CNTL_2__SCLK_MUX_SEL_MASK 0x1ff macro
H A Dsmu_7_1_0_sh_mask.h125 #define CG_SPLL_FUNC_CNTL_2__SCLK_MUX_SEL_MASK 0x1ff macro
H A Dsmu_7_0_1_sh_mask.h125 #define CG_SPLL_FUNC_CNTL_2__SCLK_MUX_SEL_MASK 0x1ff macro

Completed in 406 milliseconds