Searched refs:CG_DISPLAY_GAP_CNTL__VBI_TIMER_COUNT_MASK (Results 1 - 6 of 6) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_sh_mask.h3561 #define CG_DISPLAY_GAP_CNTL__VBI_TIMER_COUNT_MASK 0x3fff0 macro
H A Dsmu_7_1_1_sh_mask.h4179 #define CG_DISPLAY_GAP_CNTL__VBI_TIMER_COUNT_MASK 0x3fff0 macro
H A Dsmu_7_1_3_sh_mask.h5205 #define CG_DISPLAY_GAP_CNTL__VBI_TIMER_COUNT_MASK 0x3fff0 macro
H A Dsmu_7_1_2_sh_mask.h5301 #define CG_DISPLAY_GAP_CNTL__VBI_TIMER_COUNT_MASK 0x3fff0 macro
H A Dsmu_7_1_0_sh_mask.h5191 #define CG_DISPLAY_GAP_CNTL__VBI_TIMER_COUNT_MASK 0x3fff0 macro
H A Dsmu_7_0_1_sh_mask.h5001 #define CG_DISPLAY_GAP_CNTL__VBI_TIMER_COUNT_MASK 0x3fff0 macro

Completed in 480 milliseconds