Searched refs:CG_CLKPIN_CNTL__BCLK_AS_XCLK__SHIFT (Results 1 - 9 of 9) sorted by relevance
| /netbsd-current/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/ |
| H A D | amdgpu_fiji_baco.c | 106 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK, CG_CLKPIN_CNTL__BCLK_AS_XCLK__SHIFT, 0, 0x0 },
|
| H A D | amdgpu_polaris_baco.c | 109 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK, CG_CLKPIN_CNTL__BCLK_AS_XCLK__SHIFT, 0, 0x0 },
|
| H A D | amdgpu_tonga_baco.c | 114 { CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK, CG_CLKPIN_CNTL__BCLK_AS_XCLK__SHIFT, 0, 0x0 },
|
| /netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/ |
| H A D | smu_7_0_0_sh_mask.h | 238 #define CG_CLKPIN_CNTL__BCLK_AS_XCLK__SHIFT 0x2 macro
|
| H A D | smu_7_1_1_sh_mask.h | 228 #define CG_CLKPIN_CNTL__BCLK_AS_XCLK__SHIFT 0x2 macro
|
| H A D | smu_7_1_3_sh_mask.h | 256 #define CG_CLKPIN_CNTL__BCLK_AS_XCLK__SHIFT 0x2 macro
|
| H A D | smu_7_1_2_sh_mask.h | 230 #define CG_CLKPIN_CNTL__BCLK_AS_XCLK__SHIFT 0x2 macro
|
| H A D | smu_7_1_0_sh_mask.h | 228 #define CG_CLKPIN_CNTL__BCLK_AS_XCLK__SHIFT 0x2 macro
|
| H A D | smu_7_0_1_sh_mask.h | 230 #define CG_CLKPIN_CNTL__BCLK_AS_XCLK__SHIFT 0x2 macro
|
Completed in 474 milliseconds