Searched refs:CC_SMU_TST_EFUSE1_MISC__SMS_PWRDWN_DISABLE_MASK (Results 1 - 6 of 6) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_sh_mask.h603 #define CC_SMU_TST_EFUSE1_MISC__SMS_PWRDWN_DISABLE_MASK 0x800 macro
H A Dsmu_7_1_1_sh_mask.h819 #define CC_SMU_TST_EFUSE1_MISC__SMS_PWRDWN_DISABLE_MASK 0x800 macro
H A Dsmu_7_1_3_sh_mask.h853 #define CC_SMU_TST_EFUSE1_MISC__SMS_PWRDWN_DISABLE_MASK 0x800 macro
H A Dsmu_7_1_2_sh_mask.h825 #define CC_SMU_TST_EFUSE1_MISC__SMS_PWRDWN_DISABLE_MASK 0x800 macro
H A Dsmu_7_1_0_sh_mask.h767 #define CC_SMU_TST_EFUSE1_MISC__SMS_PWRDWN_DISABLE_MASK 0x800 macro
H A Dsmu_7_0_1_sh_mask.h769 #define CC_SMU_TST_EFUSE1_MISC__SMS_PWRDWN_DISABLE_MASK 0x800 macro

Completed in 467 milliseconds