Searched refs:BIFC_PERF_CNTL_1__PERF_CNT_DMA_WR_RESET__SHIFT (Results 1 - 5 of 5) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbif/
H A Dnbif_6_1_sh_mask.h4504 #define BIFC_PERF_CNTL_1__PERF_CNT_DMA_WR_RESET__SHIFT 0x9 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_4_sh_mask.h24762 #define BIFC_PERF_CNTL_1__PERF_CNT_DMA_WR_RESET__SHIFT macro
[all...]
H A Dnbio_2_3_sh_mask.h19014 #define BIFC_PERF_CNTL_1__PERF_CNT_DMA_WR_RESET__SHIFT macro
[all...]
H A Dnbio_6_1_sh_mask.h22159 #define BIFC_PERF_CNTL_1__PERF_CNT_DMA_WR_RESET__SHIFT macro
[all...]
H A Dnbio_7_0_sh_mask.h36258 #define BIFC_PERF_CNTL_1__PERF_CNT_DMA_WR_RESET__SHIFT macro
[all...]

Completed in 4363 milliseconds