Searched refs:BIFC_PERF_CNTL_0__PERF_CNT_MMIO_WR_RESET__SHIFT (Results 1 - 5 of 5) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbif/
H A Dnbif_6_1_sh_mask.h4497 #define BIFC_PERF_CNTL_0__PERF_CNT_MMIO_WR_RESET__SHIFT 0x9 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_4_sh_mask.h24749 #define BIFC_PERF_CNTL_0__PERF_CNT_MMIO_WR_RESET__SHIFT macro
[all...]
H A Dnbio_2_3_sh_mask.h19001 #define BIFC_PERF_CNTL_0__PERF_CNT_MMIO_WR_RESET__SHIFT macro
[all...]
H A Dnbio_6_1_sh_mask.h22146 #define BIFC_PERF_CNTL_0__PERF_CNT_MMIO_WR_RESET__SHIFT macro
[all...]
H A Dnbio_7_0_sh_mask.h36245 #define BIFC_PERF_CNTL_0__PERF_CNT_MMIO_WR_RESET__SHIFT macro
[all...]

Completed in 8960 milliseconds