Searched refs:BACO_CNTL__BACO_RST_INTR_MASK__SHIFT (Results 1 - 7 of 7) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
H A Damdgpu_vega10_baco.c44 {CMD_READMODIFYWRITE, SOC15_REG_ENTRY(NBIF, 0, mmBACO_CNTL), BACO_CNTL__BACO_RST_INTR_MASK_MASK, BACO_CNTL__BACO_RST_INTR_MASK__SHIFT, 0, 1}
H A Damdgpu_vega12_baco.c42 { CMD_READMODIFYWRITE, NBIF_HWID, 0, mmRCC_BACO_CNTL_MISC_BASE_IDX, mmBACO_CNTL, BACO_CNTL__BACO_RST_INTR_MASK_MASK, BACO_CNTL__BACO_RST_INTR_MASK__SHIFT, 0, 1 }
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbif/
H A Dnbif_6_1_sh_mask.h2364 #define BACO_CNTL__BACO_RST_INTR_MASK__SHIFT 0x6 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_4_sh_mask.h20439 #define BACO_CNTL__BACO_RST_INTR_MASK__SHIFT macro
[all...]
H A Dnbio_2_3_sh_mask.h1681 #define BACO_CNTL__BACO_RST_INTR_MASK__SHIFT 0x6 macro
[all...]
H A Dnbio_6_1_sh_mask.h17583 #define BACO_CNTL__BACO_RST_INTR_MASK__SHIFT macro
[all...]
H A Dnbio_7_0_sh_mask.h117859 #define BACO_CNTL__BACO_RST_INTR_MASK__SHIFT macro
[all...]

Completed in 4333 milliseconds