Searched refs:T_REG (Results 1 - 8 of 8) sorted by relevance

/netbsd-6-1-5-RELEASE/external/gpl3/gcc/dist/gcc/config/sh/
H A Dsh.h810 ((REGNO) == GBR_REG || (REGNO) == T_REG \
1305 || REGNO (X) == T_REG \
1334 || REGNO (X) == T_REG)) \
2429 : (REGNO) == T_REG \
H A Dsh.c1826 emit_insn (gen_rtx_SET (VOIDmode, gen_rtx_REG (SImode, T_REG),
2048 compare has been done and the result is in T_REG. */
2052 rtx t_reg = gen_rtx_REG (SImode, T_REG);
2227 gen_rtx_REG (SImode, T_REG),
2294 emit_move_insn (operands[0], gen_rtx_REG (SImode, T_REG));
3603 (clobber (reg:SI T_REG))]
6526 && reg != T_REG && reg != GBR_REG
11564 if (!REG_P (op0) || REGNO (op0) != T_REG
12066 || REGNO (x) == T_REG))
12117 || REGNO (x) == T_REG
[all...]
/netbsd-6-1-5-RELEASE/gnu/dist/gcc4/gcc/config/sh/
H A Dsh.h1006 ((REGNO) == GBR_REG || (REGNO) == T_REG \
1635 || REGNO (X) == T_REG \
1664 || REGNO (X) == T_REG)) \
3058 : (REGNO) == T_REG \
H A Dsh.c1317 rtx t_reg = gen_rtx_REG (SImode, T_REG);
1403 gen_rtx_REG (SImode, T_REG),
2705 (clobber (reg:SI T_REG))]
5482 && reg != T_REG && reg != GBR_REG
9983 if (GET_CODE (sh_compare_op0) != REG || REGNO (sh_compare_op0) != T_REG
/netbsd-6-1-5-RELEASE/gnu/dist/gcc4/gcc/config/mips/
H A Dmips.h1494 T_REG, /* mips16 T register ($24) */
1535 "T_REG", \
1639 ((CLASS) == GR_REGS || (CLASS) == M16_REGS || (CLASS) == T_REG \
1670 want to allocate $24 (T_REG) before other registers for
1486 T_REG, /* mips16 T register ($24) */ enumerator in enum:reg_class
H A Dmips.c648 T_REG, PIC_FN_ADDR_REG, LEA_REGS, LEA_REGS,
4901 mips_char_to_class['t'] = T_REG;
5208 /* On the mips16, we want to allocate $24 (T_REG) before other
/netbsd-6-1-5-RELEASE/external/gpl3/gcc/dist/gcc/config/mips/
H A Dmips.h1894 T_REG, /* mips16 T register ($24) */
1931 "T_REG", \
1971 { 0x01000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 }, /* T_REG */ \
2072 want to allocate $24 (T_REG) before other registers for
1886 T_REG, /* mips16 T register ($24) */ enumerator in enum:reg_class
H A Dmips.c580 T_REG, PIC_FN_ADDR_REG, LEA_REGS, LEA_REGS,
15962 /* When generating MIPS16 code, we want to allocate $24 (T_REG) before

Completed in 261 milliseconds