| /macosx-10.10/ICU-531.30/icuSources/layout/ |
| H A D | LigatureSubstProc.cpp | 20 #define SignBit(m) ((ExtendedComplement(m) >> 1) & (le_int32)(m)) macro
21 #define SignExtend(v,m) (((v) & SignBit(m))? ((v) | ExtendedComplement(m)): (v))
|
| H A D | LigatureSubstProc2.cpp | 20 #define SignBit(m) ((ExtendedComplement(m) >> 1) & (le_int32)(m)) macro
21 #define SignExtend(v,m) (((v) & SignBit(m))? ((v) | ExtendedComplement(m)): (v))
|
| /macosx-10.10/llvmCore-3425.0.34/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeFloatTypes.cpp | 186 SDValue SignBit = DAG.getNode(ISD::SHL, dl, RVT, DAG.getConstant(1, RVT), local
189 SignBit = DAG.getNode(ISD::AND, dl, RVT, RHS, SignBit);
194 SignBit = DAG.getNode(ISD::SRL, dl, RVT, SignBit,
196 TLI.getShiftAmountTy(SignBit.getValueType())));
197 SignBit = DAG.getNode(ISD::TRUNCATE, dl, LVT, SignBit);
199 SignBit = DAG.getNode(ISD::ANY_EXTEND, dl, LVT, SignBit);
[all...] |
| H A D | LegalizeDAG.cpp | 1499 SDValue SignBit;
1504 SignBit = DAG.getNode(ISD::BITCAST, dl, IVT, Tmp2);
1517 SignBit = DAG.getLoad(LoadTy, dl, Ch, StackPtr, MachinePointerInfo(),
1528 SignBit = DAG.getLoad(LoadTy, dl, Ch, LoadPtr, MachinePointerInfo(),
1535 SignBit = DAG.getNode(ISD::SHL, dl, LoadTy, SignBit,
1537 TLI.getShiftAmountTy(SignBit.getValueType())));
1541 SignBit = DAG.getSetCC(dl, TLI.getSetCCResultType(SignBit.getValueType()),
1542 SignBit, DA
[all...] |
| H A D | TargetLowering.cpp | 1562 APInt SignBit = APInt::getSignBit(BitWidth).lshr(ShAmt); local
1566 if (KnownZero.intersects(SignBit) || (HighBits & ~NewMask) == HighBits) {
1570 } else if (KnownOne.intersects(SignBit)) { // New bits are known one.
|
| H A D | SelectionDAG.cpp | 1878 APInt SignBit = APInt::getSignBit(BitWidth); local
1879 SignBit = SignBit.lshr(ShAmt); // Adjust to where it is now in the mask.
1881 if (KnownZero.intersects(SignBit)) {
1883 } else if (KnownOne.intersects(SignBit)) {
|
| H A D | DAGCombiner.cpp | 5446 APInt SignBit = APInt::getSignBit(VT.getSizeInBits()); local
5449 NewConv, DAG.getConstant(SignBit, VT));
5452 NewConv, DAG.getConstant(~SignBit, VT));
5485 APInt SignBit = APInt::getSignBit(VT.getSizeInBits()); local
5487 X, DAG.getConstant(SignBit, VT));
5493 Cst, DAG.getConstant(~SignBit, VT));
|
| /macosx-10.10/llvmCore-3425.0.34/lib/Transforms/InstCombine/ |
| H A D | InstCombineSimplifyDemanded.cpp | 672 APInt SignBit(APInt::getSignBit(BitWidth));
674 SignBit = APIntOps::lshr(SignBit, ShiftAmt);
685 } else if ((KnownOne & SignBit) != 0) { // New bits are known one.
|
| H A D | InstCombineCompares.cpp | 1077 // (icmp u/s (xor A SignBit), C) -> (icmp s/u A, (xor C SignBit))
1079 const APInt &SignBit = XorCST->getValue(); local
1085 RHSV ^ SignBit));
1088 // (icmp u/s (xor A ~SignBit), C) -> (icmp s/u (xor C ~SignBit), A)
|
| /macosx-10.10/llvmCore-3425.0.34/lib/Support/ |
| H A D | APInt.cpp | 1049 unsigned SignBit = APINT_BITS_PER_WORD - BitWidth;
1051 (((int64_t(VAL) << SignBit) >> SignBit) >> shiftAmt));
|
| /macosx-10.10/llvmCore-3425.0.34/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 8319 SDValue SignBit = DAG.getNode(X86ISD::FAND, dl, SrcVT, Op1, Mask1); local
8324 SignBit = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, MVT::v2f64, SignBit);
8325 SignBit = DAG.getNode(X86ISD::FSRL, dl, MVT::v2f64, SignBit,
8327 SignBit = DAG.getNode(ISD::BITCAST, dl, MVT::v4f32, SignBit);
8328 SignBit = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, MVT::f32, SignBit,
8351 return DAG.getNode(X86ISD::FOR, dl, VT, Val, SignBit);
8984 SDValue SignBit = DAG.getConstant(APInt::getSignBit(EltVT.getSizeInBits()), local
[all...] |