Searched refs:performance (Results 1 - 25 of 30) sorted by relevance

12

/linux-master/drivers/acpi/
H A Dprocessor_perflib.c25 #define ACPI_PROCESSOR_FILE_PERFORMANCE "performance"
80 ppc >= pr->performance->state_count)
98 qos_value = pr->performance->states[index].core_frequency * 1000;
114 * 0: success. OSPM is now using the performance state specified.
128 if (ignore_ppc || !pr->performance) {
158 if (!pr || !pr->performance || !pr->performance->state_count)
161 *limit = pr->performance->states[pr->performance_platform_limit].
245 memcpy(&pr->performance->control_register, obj.buffer.pointer,
261 memcpy(&pr->performance
585 acpi_processor_preregister_performance( struct acpi_processor_performance __percpu *performance) argument
736 acpi_processor_register_performance(struct acpi_processor_performance *performance, unsigned int cpu) argument
[all...]
H A Dprocessor_throttling.c316 * t-states from high to low for better performance.
378 * policy (e.g.thermal) decide to lower performance if it
692 state, pr->throttling.states[state].performance);
925 * performance relationship (at 50% performance the CPU will consume
932 pr->throttling.states[i].performance = 1000 - step * i;
1005 (pr->throttling.states[state].performance ? pr->
1006 throttling.states[state].performance / 10 : 0));
1219 * thermal) decide to lower performance if it so chooses, but for now
/linux-master/drivers/gpu/drm/nouveau/include/nvrm/535.113.01/common/sdk/nvidia/inc/ctrl/ctrl2080/
H A Dctrl2080fb.h37 NvU32 performance; member in struct:NV2080_CTRL_CMD_FB_GET_FB_REGION_FB_REGION_INFO
/linux-master/scripts/
H A DMakefile.randstruct9 += -fplugin-arg-randomize_layout_plugin-performance-mode
/linux-master/drivers/xen/
H A Dxen-acpi-processor.c145 dst_states = kcalloc(_pr->performance->state_count,
150 dst_perf->state_count = _pr->performance->state_count;
151 for (i = 0; i < _pr->performance->state_count; i++) {
153 memcpy(&(dst_states[i]), &(_pr->performance->states[i]),
169 dst->shared_type = _pr->performance->shared_type;
171 pdomain = &(_pr->performance->domain_info);
220 xen_copy_pct_data(&(_pr->performance->control_register),
222 xen_copy_pct_data(&(_pr->performance->status_register),
247 perf = _pr->performance;
280 if (_pr->performance
[all...]
/linux-master/include/acpi/
H A Dprocessor.h171 u16 performance; member in struct:acpi_processor_tx
199 int px; /* performance state */
211 u8 performance:1; member in struct:acpi_processor_flags
235 struct acpi_processor_performance *performance; member in struct:acpi_processor
256 __percpu *performance);
259 *performance, unsigned int cpu);
H A Dacpi_bus.h318 u8 performance; /* % Performance ( " ) */ member in struct:acpi_device_perf_state
481 struct acpi_device_perf performance; member in struct:acpi_device
/linux-master/include/linux/
H A Denergy_model.h15 * struct em_perf_state - Performance state of a performance domain
16 * @performance: CPU performance (capacity) at a given frequency
25 unsigned long performance; member in struct:em_perf_state
35 * EM_PERF_STATE_INEFFICIENT: The performance state is inefficient. There is
36 * in this em_perf_domain, another performance state with a higher frequency
46 * @state: List of performance states, in ascending order
57 * @nr_perf_states: Number of performance states
60 * for performance reasons to avoid potential cache
64 * In case of CPU device, a "performance domai
[all...]
/linux-master/drivers/thermal/
H A Dthermal_netlink.h9 int performance; member in struct:thermal_genl_cpu_caps
H A Dthermal_netlink.c218 cpu_cap->performance))
/linux-master/kernel/power/
H A Denergy_model.c21 * Mutex serializing the registrations of performance domains and letting
65 DEFINE_EM_DBG_SHOW(performance, performance);
95 debugfs_create_file("performance", 0444, d, &em_dbg[i],
125 /* Create the directory of the performance domain */
140 /* Create a sub-directory for each performance state */
195 * @pd : EM performance domain for which this must be done
230 * Calculate the performance value for each frequency with
237 table[i].performance = div64_u64(max_cap * table[i].frequency,
248 /* Compute the cost of each performance stat
[all...]
/linux-master/arch/parisc/kernel/
H A Dperf_asm.S28 ; Enable the performance counters
43 mtctl %r26,ccr ; turn on performance coprocessor
44 pmenb ; enable performance monitor
48 mtctl %r26,ccr ; turn off performance coprocessor
69 mtctl %r26,ccr ; turn on performance coprocessor
70 pmdis ; disable performance monitor
74 mtctl %r26,ccr ; turn off performance coprocessor
/linux-master/drivers/thermal/intel/
H A Dintel_hfi.c11 * The Hardware Feedback Interface provides a performance and energy efficiency
61 u8 performance:1; member in struct:hfi_capabilities::__anon1889
93 * @perf_updated: Hardware updated performance capabilities
187 * Scale performance and energy efficiency to
190 cpu_caps[i].performance = caps->perf_cap << 2;
549 if (!edx.split.capabilities.split.performance) {
/linux-master/arch/mips/include/asm/mach-cavium-octeon/
H A Dkernel-entry-init.h40 # First clear off CvmCtl[IPPCI] bit and move the performance
/linux-master/drivers/thermal/intel/int340x_thermal/
H A Dint3403_thermal.c29 u64 performance; member in struct:int3403_performance_state
/linux-master/arch/arm/crypto/
H A Dsha1-armv4-large.S23 @ Size/performance trade-off
25 @ impl size in bytes comp cycles[*] measured performance
41 @ performance is affected by prologue and epilogue overhead,
/linux-master/drivers/cpufreq/
H A DKconfig.x8645 processor performance frequency control range instead of legacy
46 performance levels. _CPC needs to be present in the ACPI tables
H A Dintel_pstate.c93 * struct sample - Store performance sample
95 * performance during last sample period
99 * @aperf: Difference of actual performance frequency clock count
101 * @mperf: Difference of maximum performance frequency clock count
107 * This structure is used in the cpudata structure to store performance sample
128 * @scaling: Scaling factor between performance and frequency
208 * @epp_powersave: Last saved HWP energy performance preference
209 * (EPP) or energy performance bias (EPB),
210 * when policy switched to performance
212 * @epp_default: Power on default HWP energy performance
[all...]
/linux-master/drivers/gpu/drm/radeon/
H A Dradeon_object.c184 #warning Please enable CONFIG_MTRR and CONFIG_X86_PAT for better performance \
190 "better performance thanks to write-combining\n");
459 * consistently increase performance.
/linux-master/drivers/gpu/drm/amd/amdkfd/
H A Dcwsr_trap_handler_gfx8.asm329 write_16sgpr_to_mem(s0, s_save_buf_rsrc0, s_save_mem_offset) //PV: the best performance should be using s_buffer_store_dwordx4
591 read_16sgpr_from_mem(s0, s_restore_buf_rsrc0, s_restore_mem_offset) //PV: further performance improvement can be made
666 s_barrier //barrier to ensure the readiness of LDS before access attempts from any other wave in the same TG //FIXME not performance-optimal at this time
H A Dcwsr_trap_handler_gfx9.asm477 write_16sgpr_to_mem(s0, s_save_buf_rsrc0, s_save_mem_offset) //PV: the best performance should be using s_buffer_store_dwordx4
838 read_16sgpr_from_mem(s0, s_restore_buf_rsrc0, s_restore_mem_offset) //PV: further performance improvement can be made
915 s_barrier //barrier to ensure the readiness of LDS before access attempts from any other wave in the same TG //FIXME not performance-optimal at this time
/linux-master/drivers/md/
H A Ddm-cache-policy-smq.c522 enum performance { enum
559 static enum performance stats_assess(struct stats *s)
1023 * The promote level depends on the current performance of the
1027 * to promote much without causing performance to drop below that
/linux-master/arch/powerpc/crypto/
H A Daes-gcm-p10.S35 # This implementation uses stitched AES-GCM approach to improve overall performance.
H A Dpoly1305-p10le_64.S22 # Improve performance by breaking down polynominal to the sum of products with
/linux-master/arch/m68k/ifpsp060/src/
H A Disp.S38 # extra layer of hierarchy adds a slight performance penalty but

Completed in 272 milliseconds

12