Searched refs:mmTPC0_CFG_TPC_INTR_MASK (Results 1 - 6 of 6) sorted by relevance

/linux-master/drivers/accel/habanalabs/include/goya/asic_reg/
H A Dtpc0_cfg_regs.h458 #define mmTPC0_CFG_TPC_INTR_MASK 0xE0685C macro
/linux-master/drivers/accel/habanalabs/include/gaudi/asic_reg/
H A Dtpc0_cfg_regs.h604 #define mmTPC0_CFG_TPC_INTR_MASK 0xE0695C macro
/linux-master/drivers/accel/habanalabs/goya/
H A Dgoya_security.c700 mask |= 1 << ((mmTPC0_CFG_TPC_INTR_MASK & 0x7F) >> 2);
H A Dgoya.c1795 WREG32(mmTPC0_CFG_TPC_INTR_MASK + offset, tpc_intr_mask);
/linux-master/drivers/accel/habanalabs/gaudi/
H A Dgaudi.c2531 WREG32(mmTPC0_CFG_TPC_INTR_MASK + tpc_offset, 0x8FFE);
H A Dgaudi_security.c9592 mask |= 1U << ((mmTPC0_CFG_TPC_INTR_MASK & 0x7F) >> 2);

Completed in 382 milliseconds