Searched refs:mmRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL_BASE_IDX (Results 1 - 5 of 5) sorted by relevance

/linux-master/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_2_0_3_offset.h111 #define mmRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL_BASE_IDX 2 macro
H A Ddpcs_3_0_3_offset.h132 #define mmRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL_BASE_IDX 2 macro
H A Ddpcs_2_0_0_offset.h151 #define mmRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL_BASE_IDX 2 macro
H A Ddpcs_2_1_0_offset.h159 #define mmRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL_BASE_IDX 2 macro
H A Ddpcs_3_0_0_offset.h138 #define mmRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL_BASE_IDX 2 macro

Completed in 201 milliseconds