Searched refs:mmDPCSTX2_DPCSTX_PLL_UPDATE_ADDR (Results 1 - 4 of 4) sorted by relevance

/linux-master/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_2_0_0_offset.h236 #define mmDPCSTX2_DPCSTX_PLL_UPDATE_ADDR 0x2adc macro
H A Ddpcs_2_1_0_offset.h252 #define mmDPCSTX2_DPCSTX_PLL_UPDATE_ADDR 0x2adc macro
H A Ddpcs_3_0_0_offset.h223 #define mmDPCSTX2_DPCSTX_PLL_UPDATE_ADDR 0x2adc macro
/linux-master/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_11_2_d.h10032 #define mmDPCSTX2_DPCSTX_PLL_UPDATE_ADDR 0x9a18 macro

Completed in 210 milliseconds