Searched refs:mmCPU_PLL_DIV_SEL_1 (Results 1 - 2 of 2) sorted by relevance

/linux-master/drivers/accel/habanalabs/include/goya/asic_reg/
H A Dcpu_pll_regs.h62 #define mmCPU_PLL_DIV_SEL_1 0x4A2284 macro
/linux-master/drivers/accel/habanalabs/goya/
H A Dgoya.c1400 WREG32(mmCPU_PLL_DIV_SEL_1, 0x0);

Completed in 192 milliseconds