Searched refs:PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_DISABLE_MASK (Results 1 - 8 of 8) sorted by relevance

/linux-master/drivers/gpu/drm/amd/include/asic_reg/smuio/
H A Dsmuio_10_0_2_sh_mask.h154 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_DISABLE_MASK 0x04000000L macro
H A Dsmuio_13_0_3_sh_mask.h107 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_DISABLE_MASK 0x04000000L macro
H A Dsmuio_11_0_0_sh_mask.h1078 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_DISABLE_MASK 0x04000000L macro
H A Dsmuio_13_0_2_sh_mask.h1136 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_DISABLE_MASK 0x04000000L macro
H A Dsmuio_13_0_6_sh_mask.h102 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_DISABLE_MASK 0x04000000L macro
H A Dsmuio_14_0_2_sh_mask.h96 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_DISABLE_MASK 0x04000000L macro
/linux-master/drivers/gpu/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_3_sh_mask.h5671 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_DISABLE_MASK 0x4000000 macro
H A Dsmu_7_1_2_sh_mask.h5561 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_DISABLE_MASK 0x4000000 macro

Completed in 416 milliseconds