Searched refs:PLL4 (Results 1 - 13 of 13) sorted by relevance
| /linux-master/include/dt-bindings/clock/ |
| H A D | qcom,lcc-ipq806x.h | 9 #define PLL4 0 macro
|
| H A D | qcom,lcc-msm8960.h | 9 #define PLL4 0 macro
|
| H A D | stm32mp13-clks.h | 22 #define PLL4 9 macro
|
| H A D | stm32mp1-clks.h | 186 #define PLL4 179 macro
|
| /linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | qcom,lcc-ipq806x.h | 9 #define PLL4 0 macro
|
| H A D | qcom,lcc-msm8960.h | 9 #define PLL4 0 macro
|
| H A D | stm32mp13-clks.h | 22 #define PLL4 9 macro
|
| H A D | stm32mp1-clks.h | 186 #define PLL4 179 macro
|
| /linux-master/drivers/clk/qcom/ |
| H A D | lcc-ipq806x.c | 401 [PLL4] = &pll4.clkr,
450 /* Configure the rate of PLL4 if the bootloader hasn't already */
454 /* Enable PLL4 source on the LPASS Primary PLL Mux */
|
| H A D | lcc-msm8960.c | 397 [PLL4] = &pll4.clkr,
470 /* Use the correct frequency plan depending on speed of PLL4 */
481 /* Enable PLL4 source on the LPASS Primary PLL Mux */
|
| /linux-master/drivers/net/wireless/ath/ath9k/ |
| H A D | reg.h | 1377 #define PLL4 0x1618c macro
|
| H A D | hw.c | 744 while ((REG_READ(ah, PLL4) & PLL4_MEAS_DONE) == 0) {
749 ath_err(common, "PLL4 measurement not done\n");
|
| /linux-master/drivers/clk/stm32/ |
| H A D | clk-stm32mp1.c | 1780 PLL(PLL4, "pll4", ref4_parents, 0, RCC_PLL4CR, RCC_RCK4SELR),
|
Completed in 324 milliseconds