| /linux-master/include/dt-bindings/clock/ |
| H A D | samsung,s3c64xx-clock.h | 67 #define PCLK_SPI1 52 macro
|
| H A D | exynos7-clk.h | 105 #define PCLK_SPI1 13 macro
|
| H A D | rk3188-cru-common.h | 81 #define PCLK_SPI1 329 macro
|
| H A D | rk3288-cru.h | 131 #define PCLK_SPI1 339 macro
|
| H A D | rk3308-cru.h | 187 #define PCLK_SPI1 208 macro
|
| H A D | px30-cru.h | 165 #define PCLK_SPI1 342 macro
|
| H A D | rk3368-cru.h | 123 #define PCLK_SPI1 339 macro
|
| H A D | rockchip,rv1126-cru.h | 321 #define PCLK_SPI1 259 macro
|
| H A D | rk3399-cru.h | 243 #define PCLK_SPI1 348 macro
|
| H A D | rockchip,rk3588-cru.h | 162 #define PCLK_SPI1 147 macro
|
| H A D | rk3568-cru.h | 403 #define PCLK_SPI1 339 macro
|
| /linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | samsung,s3c64xx-clock.h | 67 #define PCLK_SPI1 52 macro
|
| H A D | exynos7-clk.h | 105 #define PCLK_SPI1 13 macro
|
| H A D | rk3188-cru-common.h | 81 #define PCLK_SPI1 329 macro
|
| H A D | rk3288-cru.h | 131 #define PCLK_SPI1 339 macro
|
| H A D | rk3308-cru.h | 187 #define PCLK_SPI1 208 macro
|
| H A D | px30-cru.h | 165 #define PCLK_SPI1 342 macro
|
| H A D | rk3368-cru.h | 123 #define PCLK_SPI1 339 macro
|
| H A D | rockchip,rv1126-cru.h | 321 #define PCLK_SPI1 259 macro
|
| H A D | rk3399-cru.h | 243 #define PCLK_SPI1 348 macro
|
| H A D | rockchip,rk3588-cru.h | 162 #define PCLK_SPI1 147 macro
|
| H A D | rk3568-cru.h | 403 #define PCLK_SPI1 339 macro
|
| /linux-master/drivers/clk/samsung/ |
| H A D | clk-s3c64xx.c | 223 GATE_BUS(PCLK_SPI1, "pclk_spi1", "pclk", PCLK_GATE, 22),
333 ALIAS(PCLK_SPI1, "s3c6410-spi.1", "spi"),
354 ALIAS(PCLK_SPI1, "s3c6410-spi.1", "spi_busclk0"),
|
| /linux-master/drivers/clk/rockchip/ |
| H A D | clk-rk3188.c | 521 GATE(PCLK_SPI1, "pclk_spi1", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 13, GFLAGS),
|
| H A D | clk-px30.c | 859 GATE(PCLK_SPI1, "pclk_spi1", "pclk_bus_pre", 0, PX30_CLKGATE_CON(15), 2, GFLAGS),
|