Searched refs:CSR20 (Results 1 - 7 of 7) sorted by relevance
/linux-master/drivers/net/ethernet/amd/ |
H A D | ariadne.h | 80 #define CSR20 0x1400 /* Current Transmit Buffer Address */ macro
|
/linux-master/drivers/net/ethernet/dec/tulip/ |
H A D | tulip.h | 124 CSR20 = 0x90, enumerator in enum:tulip_offsets
|
H A D | tulip_core.c | 1854 tmp = ioread32(ioaddr + CSR20); 1856 iowrite32(tmp, ioaddr + CSR20);
|
/linux-master/drivers/net/wireless/ralink/rt2x00/ |
H A D | rt2400pci.c | 520 reg = rt2x00mmio_register_read(rt2x00dev, CSR20); 528 rt2x00mmio_register_write(rt2x00dev, CSR20, reg); 531 rt2x00mmio_register_write(rt2x00dev, CSR20, reg); 533 reg = rt2x00mmio_register_read(rt2x00dev, CSR20); 535 rt2x00mmio_register_write(rt2x00dev, CSR20, reg);
|
H A D | rt2500pci.c | 568 reg = rt2x00mmio_register_read(rt2x00dev, CSR20); 576 rt2x00mmio_register_write(rt2x00dev, CSR20, reg); 579 rt2x00mmio_register_write(rt2x00dev, CSR20, reg); 581 reg = rt2x00mmio_register_read(rt2x00dev, CSR20); 583 rt2x00mmio_register_write(rt2x00dev, CSR20, reg);
|
H A D | rt2400pci.h | 250 * CSR20: Wakeup timer register. 255 #define CSR20 0x0050 macro
|
H A D | rt2500pci.h | 327 * CSR20: Wakeup timer register. 332 #define CSR20 0x0050 macro
|
Completed in 166 milliseconds