Searched refs:CLK_TOP_HDCP_24M_SEL (Results 1 - 6 of 6) sorted by relevance

/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt8173-clk.h129 #define CLK_TOP_HDCP_24M_SEL 119 macro
H A Dmt2712-clk.h167 #define CLK_TOP_HDCP_24M_SEL 136 macro
/linux-master/include/dt-bindings/clock/
H A Dmt8173-clk.h129 #define CLK_TOP_HDCP_24M_SEL 119 macro
H A Dmt2712-clk.h167 #define CLK_TOP_HDCP_24M_SEL 136 macro
/linux-master/drivers/clk/mediatek/
H A Dclk-mt8173-topckgen.c601 MUX_GATE(CLK_TOP_HDCP_24M_SEL, "hdcp_24m_sel", hdcp_24m_parents,
H A Dclk-mt2712.c705 MUX_GATE(CLK_TOP_HDCP_24M_SEL, "hdcp_24m_sel", hdcp_24m_parents,

Completed in 217 milliseconds