Searched refs:CLK_TOP_AUD_2_SEL (Results 1 - 15 of 15) sorted by relevance
| /linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mt8173-clk.h | 120 #define CLK_TOP_AUD_2_SEL 110 macro
|
| H A D | mediatek,mt6795-clk.h | 117 #define CLK_TOP_AUD_2_SEL 106 macro
|
| H A D | mt2712-clk.h | 157 #define CLK_TOP_AUD_2_SEL 126 macro
|
| H A D | mt8192-clk.h | 60 #define CLK_TOP_AUD_2_SEL 48 macro
|
| H A D | mediatek,mt8365-clk.h | 89 #define CLK_TOP_AUD_2_SEL 79 macro
|
| /linux-master/include/dt-bindings/clock/ |
| H A D | mt8173-clk.h | 120 #define CLK_TOP_AUD_2_SEL 110 macro
|
| H A D | mediatek,mt6795-clk.h | 117 #define CLK_TOP_AUD_2_SEL 106 macro
|
| H A D | mt2712-clk.h | 157 #define CLK_TOP_AUD_2_SEL 126 macro
|
| H A D | mt8192-clk.h | 60 #define CLK_TOP_AUD_2_SEL 48 macro
|
| H A D | mediatek,mt8365-clk.h | 89 #define CLK_TOP_AUD_2_SEL 79 macro
|
| /linux-master/drivers/clk/mediatek/ |
| H A D | clk-mt6795-topckgen.c | 496 TOP_MUX_GATE(CLK_TOP_AUD_2_SEL, "aud_2_sel", aud_2_parents, 0xb0, 0, 2, 7, 0),
|
| H A D | clk-mt8173-topckgen.c | 585 MUX_GATE(CLK_TOP_AUD_2_SEL, "aud_2_sel", aud_2_parents, 0x00b0, 0, 2, 7),
|
| H A D | clk-mt2712.c | 688 MUX_GATE(CLK_TOP_AUD_2_SEL, "aud_2_sel", aud_2_parents, 0x0b0, 0, 2, 7),
|
| H A D | clk-mt8365.c | 458 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_2_SEL, "aud_2_sel", aud_2_parents,
|
| H A D | clk-mt8192.c | 660 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_2_SEL, "aud_2_sel",
|
Completed in 195 milliseconds