Searched refs:CLK_TOP_APLL_DIV_PDN6 (Results 1 - 3 of 3) sorted by relevance

/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt2712-clk.h215 #define CLK_TOP_APLL_DIV_PDN6 184 macro
/linux-master/include/dt-bindings/clock/
H A Dmt2712-clk.h215 #define CLK_TOP_APLL_DIV_PDN6 184 macro
/linux-master/drivers/clk/mediatek/
H A Dclk-mt2712.c829 GATE_TOP0(CLK_TOP_APLL_DIV_PDN6, "apll_div_pdn6", "i2si2_sel", 6),

Completed in 140 milliseconds