Searched refs:CLK_TOP_APLL_DIV6 (Results 1 - 3 of 3) sorted by relevance

/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt2712-clk.h207 #define CLK_TOP_APLL_DIV6 176 macro
/linux-master/include/dt-bindings/clock/
H A Dmt2712-clk.h207 #define CLK_TOP_APLL_DIV6 176 macro
/linux-master/drivers/clk/mediatek/
H A Dclk-mt2712.c799 DIV_ADJ(CLK_TOP_APLL_DIV6, "apll_div6", "i2si2_sel", 0x128, 16, 8),

Completed in 299 milliseconds