Searched refs:APBC_PWM3 (Results 1 - 3 of 3) sorted by relevance

/linux-master/drivers/clk/mmp/
H A Dclk-of-pxa168.c28 #define APBC_PWM3 0x18 macro
169 {0, "pwm3_mux", pwm_parent_names, ARRAY_SIZE(pwm_parent_names), CLK_SET_RATE_PARENT, APBC_PWM3, 4, 3, 0, &pwm3_lock},
190 {PXA168_CLK_PWM3, "pwm3_clk", "pwm3_mux", CLK_SET_RATE_PARENT, APBC_PWM3, 0x3, 0x3, 0x0, 0, &pwm3_lock},
H A Dclk-of-pxa910.c31 #define APBC_PWM3 0x18 macro
148 {PXA910_CLK_PWM3, "pwm3_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM3, 0x3, 0x3, 0x0, 0, &reset_lock},
H A Dclk-of-mmp2.c42 #define APBC_PWM3 0x48 macro
263 {MMP2_CLK_PWM3, "pwm3_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM3, 0x7, 0x3, 0x0, 0, &reset_lock},

Completed in 386 milliseconds